Simulation Based Investigation of Triple Heterojunction TFET (THJ-TFET) for Low Power Applications

Armstrong Joseph, J and Adilakshmi, G and Rene Robin, CR and Vidhya, S and Bharath Kumar, Narukullapati and Koti Reddy, M and T Ch Anil, Kumar (2023) Simulation Based Investigation of Triple Heterojunction TFET (THJ-TFET) for Low Power Applications. SILICON, 15 (1). ISSN 1876-990X

[thumbnail of 8.pdf] Text
8.pdf
Restricted to Registered users only

Download (918kB) | Request a copy

Abstract

We designed a new model tunnel feld-efect transistor (TFET) based on Triple Heterojunction Tunnel Field Efect Transistor
(THJ-TFET) is investigated and designed in this paper. This structure has a complex body with a metal oxide semiconductor
feld efect transistor. The integral switching mechanism of Triple Heterojunction TFET difers from conventional TFET
and its construction, analytical modeling, and BTBT operations are well suitable for low power electronics. Here triple het�erojunction (THJ) tunnel feld-efect transistor (THJ-TFET) has been recommended to fnd the solution for less power usage
test for new designs. The Triple Hetero junction TFET device is made up of semiconductors like silicon (Si), Silicon Dioxide
(SiO2), Hafnium Oxide (HfO2), and Titanium Dioxide (TiO2) materials are very potential. The Triple Hetero Junction-Tunnel
FET device layout with 60 nanometers dimensions and an overall gate length of 5 nm technology is used for the designing
of the proposed device (THJ-TFET). The THJ-TFET structure is invented using the TCAD tool with a channel length of
5 nm innovations. Hence Triple Hetero Junction TFET device achieved 5% more drain current (Ion) and has calibrated all
the analog parameters and RF parameters.

Item Type: Article
Subjects: AC Rearch Cluster
Depositing User: Unnamed user with email techsupport@mosys.org
Date Deposited: 06 Dec 2023 11:17
Last Modified: 06 Dec 2023 11:17
URI: https://ir.vignan.ac.in/id/eprint/391

Actions (login required)

View Item
View Item